

A FAST, CUSTOM FPGA-BASED SIGNAL PROCESSOR AND ITS APPLICATIONS TO INTRA-TRAIN BEAM STABILISATION

G. B. Christian*, N. Blaskovic Kraljevic, R. Bodenstern, T. Bromwich,
P. N. Burrows, C. Perry, R. Ramjaiwan, J. Roberts¹

John Adams Institute for Accelerator Science at the University of Oxford, Oxford, UK

¹also at CERN, Geneva, Switzerland

Abstract

A custom 9-channel feedback controller has been developed for low-latency applications in beam-based stabilisation. Fast 14-bit ADCs and DACs are used for high-resolution signal conversion and a Xilinx Virtex-5 FPGA is used for core high-bandwidth digital computation. The sampling, and fast digital logic, can be clocked in the range 200 to 400 MHz, derived from an external or internal source. A custom data acquisition system, based around LabVIEW, has been developed for real-time control and monitoring at up to 460 kbps transfer rates, and is capable of writing and reading from EPICS data records. Details of the hardware, signal processing, and data acquisition will be presented. Two examples of applications will also be presented: a position and angle bunch-by-bunch feedback system using strip-line beam position monitors to stabilise intra-train positional jitter to below the micron level with a latency less than 154 ns; and a phase feedforward system using RF cavity-based phase monitors to stabilise the downstream rms phase jitter to below 50 fs with a total latency less than the 380 ns beam time-of-flight.

INTRODUCTION

Many modern particle accelerators and future colliders require the generation and preservation of low emittance beams with a high degree of stability. Future electron-positron collider designs, such as the International Linear Collider (ILC) [1] and the Compact Linear Collider (CLIC) [2], call for beam spot sizes of 5 nm and below at the interaction point (IP), in order to maximise the luminosity. In order to achieve the design luminosity, $2 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$ in the case of ILC, in the presence of ground motion and facilities noise, a fast feedback is envisaged, operating at the interaction point, to correct the incoming position error of one beam with respect to the other, within the duration of the bunch train. Prototypes of such systems have been developed by the Feedback On Nanosecond Timescales (FONT) group. Initially, a purely analogue system was developed for room temperature RF cavity based linear collider designs, such as the NLC, and achieved a system latency of 23 ns, on a 56 ns duration bunch train at the KEK Accelerator Test Facility (ATF) in 2005 [3]. Following the choice of superconducting RF for the ILC, with ~ 1000 bunches separated by ~ 500 ns, a digital IP feedback system prototype was developed, using a custom FPGA-based digital feedback controller. This has

been tested and used extensively at ATF, and has been employed in the beam stabilisation efforts at the ungraded ATF extraction line, ATF2. The 'FONT5' feedback controller has also found applications in other beam stabilisation systems requiring low latency, for example, the CLIC drive beam phase feedforward demonstration at the CLIC Test Facility (CTF3). Details of the feedback controller, including data acquisition, will be presented as well an overview and key results from the applications above.

FONT5 FEEDBACK CONTROLLER

Figure 1 shows the PCB and front panel of the FONT5 digital feedback controller. The board is based around a Xilinx Virtex-5 FPGA (XC5VLX50T) [4], with a maximum speed of 550 MHz and 2160 Mb integrated block memory. The board has nine analogue input channels using 14-bit ADCs [5], capable of digitising up to 400 MSPS. Only the most significant 13-bits are connected to the FPGA however, in order to reduce routing congestion, and hence ease timing closure in the FPGA fabric. The ADCs have a low-latency (3.5 clock cycles) making them very suitable for fast feedback applications. The nine channels are arranged as three banks of three, with each bank sharing a common ADC clock. Offset DACs are provided to trim the ADC pedestals. The board also features four 14-bit DACs [6], with a maximum conversion speed of 210 MHz and 0.5 clock cycle latency. As for the ADCs, only the upper 13-bits are connected to the FPGA.

An on-board 40 MHz oscillator is provided for clocking slow logic and ancillary functions, as well as a fast comparator for an external system clock, usually in the range 200 to 400 MHz. A fast system clock can either be sourced externally, with an optional PLL-based jitter filter, or synthesised internally using a digital clock manager. Two programmable-level digital inputs are provided, which are normally used for trigger inputs, as well as several buffered and non-buffered I/Os. Communication to the FPGA is made via an RS-232 connection, running at up to 460.8 kbps. 128 7-bit control registers are used to communicate commands and variables to the FPGA, and up to 1024 samples per channel can be stored in Block RAM and transmitted via a UART, alongside read-backs of the control registers and status bytes. ADC data is displayed and saved to file using custom DAQ software written in LabVIEW. This software can also set control registers, and load RAM tables on the FPGA. Data and settings can be published as EPICS process variables, and infor-

* glenn.christian@physics.ox.ac.uk

extract up to three bunches with an ILC-like bunch spacing, with a ~ 310 ns duration kicker pulse.

The firmware for the feedback application consists primarily of charge normalisation, gain application, a ‘delay loop’ to provide memory of the correction signal for subsequent bunches, and FIR filtering, to account for droop in the output stages and amplifier. Gain and charge normalisation are applied via look-up tables implemented in Block RAM, which can be loaded in real-time from the LabVIEW DAQ software. All nine channels of ADC data, as well the kicker drive signals applied to the DACs, and the values of the control registers and status bytes, are read-out to the DAQ at 460.8 kbps, every 3.12 Hz. This data then is published as EPICS process variables via the National Instruments EPICS I/O Server [11].

Figure 3 shows the result of the feedback operation as measured at P2, P3 and at MFB1FF, a location with high vertical beta-function approximately 30 m downstream used to witness the correction. A minimum latency of approximately 140 ns has been demonstrated previously [12], and for these tests a beam consisting of two bunches separated by 182 ns was used. The feedback tests therefore involve measuring the vertical position of bunch one and correcting the vertical position of bunch two. The system was typically operated in an ‘interleaved’ mode, whereby the feedback correction was toggled on and off on alternate machine pulses; the feedback ‘off’ pulses thereby provide a continual ‘pedestal’ measure of the uncorrected beam position. The position jitter is reduced from 1.6 μm to 610 nm at P2, and from 1.8 μm to 520 nm at P3. This factor of ~ 3 reduction in jitter is successfully preserved out to MFB1FF, with the beam jitter being stabilised from 30 μm to below 10 μm .




Figure 3: Distribution of the vertical position of bunches 1 and 2 in P2, P3 and MFB1FF with (red) and without (blue) application of the feedback correction. Values of the position jitter are quoted for each BPM.

DRIVE BEAM PHASE STABILISATION AT CTF3

The two-beam acceleration concept for CLIC [2], places strict requirements on the phase stability of the drive beam. To limit luminosity loss from emittance growth due to energy jitter to less than 1%, the phase of the drive beam needs to be stable to within 0.2 degrees (at 12 GHz), or ~ 50 fs, with respect to the main beam. To this end, it is envisaged to have a phase feedforward (PFF) system, at each of the drive beam decelerator sections along the CLIC linacs. For each system, the path length through a four-bend magnetic chicane is varied using fast electromagnetic kickers situated around the bending magnets. The phase offset is measured at the entrance to a turn-around loop, with the correction chicane at the exit of the loop. The system latency is therefore designed to be less than time it takes the beam to traverse the loop.

A prototype of such a system has been tested at CTF3, at CERN. This system uses three high precision 12 GHz RF cavity-based phase monitors and two stripline kickers [13, 14], a high-power, high bandwidth amplifier system, and the FONT5 digital feedback controller. The system layout is shown in Fig. 4, where only part of the CTF3 facility is shown for clarity. Two phase monitors are located upstream of the TL1 transfer line into the CTF3 combiner ring; one of these is used as the phase input to the PFF system, the other to cross-check the monitor performance. The kickers are located downstream, prior to the first and last dipole in a four-bend dog-leg chicane in the TL2 transfer line between the combiner ring and the CLIC Experimental Area (CLEX). By varying the voltages applied to the two kickers the beam can be deflected onto longer or shorter paths through the chicane, hence correcting the phase. The third phase monitor is located downstream of the correction chicane, in CLEX, to witness the phase correction. For this demonstration, uncombined beam, bunched at 3 GHz, has been used, and the time-of-flight of the beam from the upstream monitor to the correction chicane, including half a turn of the combiner ring, is ~ 380 ns; thereby defining the latency constraint for the correction system. The demonstration aims to achieve 0.2 degrees phase stability, at a bandwidth above 30 MHz.




Figure 4: Simplified schematic of the PFF system. Red and blue lines depict orbits for bunches arriving late and early at the first phase monitor, ϕ , respectively. The trajectory through the TL2 chicane is changed using two kickers, K.

As well as minor modifications to the lattice to accommodate the correction kickers [15], new optics were required for TL2 to maximise the change in phase as function of applied kick (R52), whilst minimising the effect of energy jitter on phase (R56), and ensuring orbit closure after the chicane [16]. The phase monitor noise was measured by comparing the residuals between the two upstream monitors, which yielded a resolution at best of 0.14 degrees (at 12 GHz), with a typical performance around 0.2 degrees. The modular amplifier design, utilising SiC FETs, provides up to 20 kW output power, with 50 MHz bandwidth. This provides ± 700 V of drive to the kickers, which coupled with the optics design, gives ± 5.5 degrees of phase change in the chicane.

Custom application firmware was also written for the FONT5 boards to process the down-mixed phase monitor signals, as well as apply gain and offset control, in order to provide the correct magnitude of drive, and to centre the limited correction range with respect to the measured upstream phase. Programmable delay, using 32-tap shift registers, was also included to accurately match the timing of the correction signal to the arrival of the beam in TL2. The overall system latency is dominated by delay in the cables between the kicker amplifiers and kickers, which is constrained by the routing of available cable trays at around 175 ns. The FONT5 takes a minimum of 20 clock cycles (at 357 MHz) for the signal processing, with seven clock cycles of timing slack, taken up by the digital delays.

An example, illustrating the operation of the phase feed-forward system, is given in Fig. 5. The mean upstream and downstream phase measurements over 75 machine pulses are compared, both with and without operation of the PFF system. The section of the pulse which is correctable within the limits of the amplifier is shown by the black vertical lines; outside of these limits the amplifier is in saturation and produces a roughly constant phase offset with respect to the uncorrected phase. Within the time region marked by the black lines, the PFF system reduces the RMS downstream phase from 1.68 ± 0.02 degrees to 0.26 ± 0.01 degrees of 12 GHz.




Figure 5: Phase variations along the pulse with the PFF system on and off.

ACKNOWLEDGMENTS

We are grateful for the help and support of our colleagues and collaborators at KEK-ATF, CERN-CTF3, INFN Frascati, IFIC Valencia, and the ATF2 Collaboration. Work supported by the European Commission under the FP7 Research Infrastructures project Eu-CARD, grant agreement no. 227579.

REFERENCES

- [1] C. Adolphsen *et al.*, *The ILC technical design report*, volume 3: Accelerator, JAI-2013-001, 2013.
- [2] CLIC Collaboration, “CLIC Conceptual Design Report”, CERN-2012-007.
- [3] P. N. Burrows *et al.*, “Performance of the FONT3 Fast Analogue Intra-train Beam-based Feedback System at ATF”, in *Proc. EPAC’06*, paper MOPLS123.
- [4] Xilinx Inc., Virtex-5 Family Overview (DS100), http://www.xilinx.com/support/documentation/data_sheets/ds100.pdf
- [5] Texas Instruments Inc., ADS5474, <http://www.ti.com/product/ADS5474>
- [6] Analog Devices Inc., AD9744, <http://www.analog.com/media/en/technical-documentation/data-sheets/AD9744.pdf>
- [7] R. J. Apsimon *et al.*, *Phys. Rev. ST Accel. Beams*, vol. 18, p. 032803, 2015.
- [8] G. R. White *et al.*, *Phys. Rev. Lett.*, vol. 112, p. 034802, 2014.
- [9] TMD Technologies Ltd., www.tmd.co.uk
- [10] Xilinx Inc., *Virtex-5 FPGA User Guide (UG190)*, http://www.xilinx.com/support/documentation/user_guides/ug190.pdf
- [11] National Instruments, “Introduction to EPICS”, <http://www.ni.com/white-paper/14144/en/>
- [12] G. B. Christian *et al.*, “Latest Performance Results from the FONT5 Intra-train Position and Angle Feedback System at ATF2”, in *Proc. IPAC’11*, paper MOPO017.
- [13] F. Marcellini *et al.*, “The CLIC Drive Beam Phase Monitor”, in *Proc. IPAC’10*, paper WEPEB035.
- [14] A. Ghigo *et al.*, “Kicker and Monitor for CTF3 Phase Feed Forward”, in *Proc. IPAC’11*, paper TUPC007.
- [15] P. Skowronski *et al.*, “Design of Phase Feedforward System in CTF3 and Performance of Fast Beam Phase Monitors”, in *Proc. IPAC’13*, paper WEOBB203.
- [16] J. Roberts *et al.*, “Design, Hardware Tests and First Results From the CLIC Drive Beam Phase Feedforward Prototype at CTF3”, in *Proc. LINAC’14*, paper MOPP033.