

**R. Apsimon, D. Bett, P.N. Burrows, G.B. Christian, B. Constance, C. Perry, J. Resta Lopez** 

John Adams Institute, Oxford University, UK

### **Linear Collider intra-train IP** feedback concept:



**Detect position offset of incoming bunches early in** train. Calculate correction and apply with kicker to later bunches



BPM P1



Kicker K1



# The FONT5 prototype ILC intra-train feedback system at ATF2

### **Digital feedback processor:**



### **Beam test results: single loop**





### **Jitter vs. FB loop gain**



#### **Performance of FB:** removes correlations **between bunches**



Bunch 1 offset (microns)





Xilinx Virtex5 FPGA

Clocked at 357 MHz phase-locked to beam

9 ADC input channels (TI ADS5474)

4 DAC output channels (AD9744)

## **Extrapolation to ATF2 IP** single loop:

### Simulated propagation of 400nm jitter:





### **Jitter reduced by factor of 5**

### **Bunch correlations vs. FB loop gain**

Measured bunch1 to bunch 2 correlation in P2 versus feedback gain, along with predictions for various initial bunch-to-bunch correlations eedback gain (normalised

coupled loops:

Feedback off (simulation):

Feedback on (simulation):









**Jitter at IP:** 

### **Extrapolation to ATF2 IP**



### **Preliminary beam test results:**

