


Design and performance of a prototype digital feedback system for the ILC


R. Apsimon, P.N. Burrows, C. Clarke, B. Constance, H. Dabiri Khah, T. Hartin, C. Perry, J. Resta Lopez, C. Swinson
 (John Adams Institute, Oxford University, UK)
 G.B. Christian (ATOMKI, Debrecen, Hungary)
 A. Kalinin (Daresbury Laboratory, UK)

Linear Collider intra-train IP feedback concept:




Detect position offset of incoming bunches early in train. Calculate correction and apply with kicker to later bunches


ATF extraction line:




Digital feedback processor:



Beam test results:




FONT4 digital prototype at KEK ATF:



Latency estimate:

- Time of flight kicker – BPM: 4ns
- Signal return time BPM – kicker: 10ns
- Irreducible latency: 14ns
- BPM processor: 10ns
- ADC/DAC (3.5 89 MHz cycles) 40ns
- Signal processing (9 357 MHz cycles) 27ns
- FPGA i/o 3ns
- Amplifier 35ns
- Kicker fill time 3ns
- Electronics latency: 118ns
- Total latency budget: 132ns

Latency measurement:



Latency = 154 - 22 = 132ns + 8ns (charge normalisation) = 140ns total